Design Verification Engineer
Role Overview TylSemi Solutions Private Limited is looking for a motivated and detail-oriented Design Verification Engineer to join our growing Verification team. In this role, you will contribute to the verification of cutting-edge SoCs and IPs targeting AI, HPC, and Networking applications. You will work closely with experienced verification engineers and architects to develop testbenches, create test scenarios, analyze coverage, and help ensure high-quality silicon delivery. This is an excellent opportunity for engineers who are passionate about digital design, verification methodologies, and next-generation semiconductor technologies.
What You'll Do
Develop and execute verification test plans for IPs, subsystems, and SoC components. Create and maintain SystemVerilog/UVM-based verification environments. Write directed and constrained-random test cases to validate design functionality. Develop functional coverage models and assist in coverage closure activities. Debug simulation failures and collaborate with design engineers to resolve issues. Write assertions (SVA) to improve design checking and verification quality. Participate in regression execution, result analysis, and reporting. Support IP integration and subsystem-level verification activities. Learn and apply industry-standard verification methodologies and best practices. Contribute to automation scripts for regression, reporting, and verification productivity. Work closely with Design, Architecture, and Software teams to understand requirements and verify functionality.
What We're Looking For
Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field. 2–7 years of experience in Design Verification or Digital Design. Strong understanding of digital design fundamentals and computer architecture. Knowledge of: Verilog/SystemVerilog UVM methodology Simulation and debugging concepts Functional and code coverage Basic scripting (Python, Perl, Shell, or TCL) Familiarity with verification tools from Synopsys, Cadence, or Siemens EDA. Understanding of common bus protocols such as AXI, APB, AHB, PCIe, or Ethernet is a plus. Good analytical and debugging skills. Strong communication and teamwork abilities.
Preferred Qualifications
Internship or academic project experience in ASIC/SoC verification. Exposure to SystemVerilog assertions (SVA). Knowledge of constrained-random verification techniques. Experience with Python-based automation. Understanding of AI, HPC, or Networking architectures is a plus. Familiarity with Git or other version-control systems. Key Attributes Strong learning mindset and curiosity about semiconductor technologies. Attention to detail and commitment to quality. Problem-solving attitude with a willingness to learn from challenges. Ability to work effectively in a collaborative environment. Passion for innovation, automation, and continuous improvement.